sci-electronics/verilator: add upstream to metadata.xml

Add github remote-id verilator/verilator

Package-Manager: Portage-2.3.96, Repoman-2.3.22
Signed-off-by: Huang Rui <vowstar@gmail.com>
This commit is contained in:
Huang Rui
2020-04-07 16:01:32 +08:00
parent 73826d7a53
commit eb6f3704b1

View File

@@ -5,6 +5,9 @@
<email>vowstar@gmail.com</email>
<name>Huang Rui</name>
</maintainer>
<upstream>
<remote-id type="github">verilator/verilator</remote-id>
</upstream>
<longdescription>
Verilator, the fastest free Verilog HDL simulator.
Accepts synthesizable Verilog or SystemVerilog