2021-06-28 11:06:45 UTC

This commit is contained in:
Repository mirror & CI
2021-06-28 11:06:45 +00:00
parent 97f1383168
commit 7695fd2384
25 changed files with 156 additions and 140 deletions

View File

@@ -0,0 +1,14 @@
BDEPEND=sys-devel/bison sys-devel/flex sys-devel/gnuconfig >=app-portage/elt-patches-20170815 || ( >=sys-devel/automake-1.16.2-r1:1.16 ) >=sys-devel/autoconf-2.69 >=sys-devel/libtool-2.4
DEFINED_PHASES=prepare
DEPEND=dev-lang/perl sys-libs/zlib
DESCRIPTION=The fast free Verilog/SystemVerilog simulator
EAPI=7
HOMEPAGE=https://verilator.org https://github.com/verilator/verilator
INHERIT=autotools
KEYWORDS=~alpha ~amd64 ~arm ~arm64 ~hppa ~ia64 ~m68k ~mips ~ppc ~ppc64 ~riscv ~s390 ~sparc ~x86
LICENSE=|| ( Artistic-2 LGPL-3 )
RDEPEND=dev-lang/perl sys-libs/zlib
SLOT=0
SRC_URI=https://github.com/verilator/verilator/archive/v4.204.tar.gz -> verilator-4.204.tar.gz
_eclasses_=gnuconfig 262062cef0ba4f22b397193da514a350 toolchain-funcs 9ea1c67b6f8315fdc2568abb674519aa multilib 97566c1a256d07b00848aa767e38a352 libtool 241a8f577b9781a42a7421e53448a44e autotools 9e63f92c2a5d867fea55ecb160c7d354
_md5_=8f89c786bc023d64a2925ea68853db65