sci-electronics/circt: add 1.138.0,drop 1.110.0,1.76.0,1.37.0

closes bug 885045,901457,937504 as oldver

Closes: https://bugs.gentoo.org/885045
Closes: https://bugs.gentoo.org/901457
Closes: https://bugs.gentoo.org/937504
Signed-off-by: Huang Rui <vowstar@gmail.com>
This commit is contained in:
Huang Rui
2025-12-13 21:07:41 +08:00
parent 16c07b5403
commit 5f58eac1bd
4 changed files with 4 additions and 245 deletions

View File

@@ -1,6 +1,2 @@
DIST circt-1.110.0.tar.gz 4078226 BLAKE2B 991c5b5e6cf0905b92543de8b2f8a4a110383263abe597fa70f0b8767f03635e8b8132043242a3f6785353d69ad157078966dc31e7f6b71ee3b5e20b1fd42a6d SHA512 435d053aaec4421c421827f5c7caa856d435098d31d525d6e44481d2f8b78da979f0004edd40a76b6ce04476953a8363c5e09d4a20b63e1403a162758984d340
DIST circt-1.37.0.tar.gz 2577579 BLAKE2B 9bb69622c6145615d652a27428c0c4b004b5899c84dee130838a91fb54253da59a550a597cae0d358f768ed06b2e01d69beb838c98b9e8b70786da02999ea4a2 SHA512 8fb33083cafbb75b6b8de2b80b4f087e6ab5ae284703da8f2eb2ab0bcdc93290a1269a469a21e1f24f35a5c52c406790663bd4e93917f1a8e667cf2c2d147b59
DIST circt-1.76.0.tar.gz 3605366 BLAKE2B 1866f44018fe65ec27df88ff0a6ff6b532f4efd1b607c900074287d32067e896a18442738360cfc2601cb85592cf4d16417423af04addbbfeee3321304ca586c SHA512 d4eeaf9c2d217501cd9f6216d2da9a0320fb413096d27ce6f6f8c3ac184dd2e5ee3aafb59c080c40825f684291d0c1ae529470adc8a43ec8907a6b284da61207
DIST llvm-project-4d5a963eaf6ad209487a321dee7f0cd2a0f98477.tar.gz 229239192 BLAKE2B 99c1ae6bd2d40d4834697ca2bfbbb1b2a67bf0b28e147060490c2142e34bfec9b29e9a7668f2868c27a6a848c8c95cdca50caecbbc9ef2c71ea0ee5f5ae39019 SHA512 34a8afc743ab951af7ebb10ffaef321071478b5e7b70396c6aef56a3c3af2c8ef85e5dec7e51d33908963d29e5439c91ad920c972d7c599a20c1dadb28b1d0e6
DIST llvm-project-6595e7fa1b5588f860aa057aac47c43623169584.tar.gz 212235026 BLAKE2B 9a152e93153498942ce246e443f534b26986d7f2578ce8dc6a1fc41f71ac78f8feab080ab302528321b33ecfc8b2889434ff1fb4d8385906493dc2370a215ab4 SHA512 d0f0a5123a3ed54c6b738ea352c5b61d8c136ec054e5a222452904bc28ad26b71f8444f951f67b52ecbcdef7b9cdfab75117c695978ac15beea79aa9c4f97bec
DIST llvm-project-d978730d8e2c10c76867b83bec2f1143d895ee7d.tar.gz 181657664 BLAKE2B 77a6efe1952f50c99bfeb6f54d21d445b033e69f69184845748d989650818c205859bd1bf39f6730c78cb4136a32df257bcb18fa351c4bbfbb15c60c47e07137 SHA512 cedc0b17ed9d7b4a7b8393200fc6a512dd557c90b5206305b98d39b2297d7488678b5186bd5a39f8a8e66855c8986c1a82ac156a0203d73cfb359d19e22d5606
DIST circt-1.138.0.tar.gz 4614045 BLAKE2B d02428ae7cb0e27c64c05535ac9125637d906f89541dd3b6f9a856ec10385e258b4ba75caf65c0f7c3ddc1fa6e39c95cbb004baeaf2b31611fcf7341812a11a6 SHA512 a3f1441f37bff7e998ea3161043d2e19660a1429afe0dc34fba1b6796fbcb7cf89ccb21a3020421804be1c6c92de0b089d0e08cb5234c8e0ae64436b7ecbb6b6
DIST llvm-project-c2ddaaa4255cd4ab82eb9be6b1ac1842ec1e4edd.tar.gz 254467841 BLAKE2B 5ccaff2c26790a8084b54173bcf0e200353634497842831f9e3d2d83162eac00116ff54bb3aee2dae0005b7df99d72bf4ca86879fa6c59ae0b3e2e7f2aebdec5 SHA512 a6fd72346b510d7784c00bc1eefc824e8c03fb6af19c9445f35a5484487421159900b334368ec41814715d854f98ce9e2ac80567776f0af0c39b5254ecc9dc19

View File

@@ -4,9 +4,9 @@
EAPI="8"
MY_PV="${PV//./\/}"
MY_LLVM_PV="4d5a963eaf6ad209487a321dee7f0cd2a0f98477"
MY_LLVM_PV="c2ddaaa4255cd4ab82eb9be6b1ac1842ec1e4edd"
CMAKE_BUILD_TYPE="Release"
PYTHON_COMPAT=( python3_{11..13} )
PYTHON_COMPAT=( python3_{11..14} )
inherit cmake python-r1
DESCRIPTION="The fast free Verilog/SystemVerilog simulator"

View File

@@ -1,116 +0,0 @@
# Copyright 1999-2023 Gentoo Authors
# Distributed under the terms of the GNU General Public License v2
EAPI="8"
MY_PV="${PV//./\/}"
MY_LLVM_PV="d978730d8e2c10c76867b83bec2f1143d895ee7d"
CMAKE_BUILD_TYPE="Release"
PYTHON_COMPAT=( python3_{11..13} )
inherit cmake python-r1
DESCRIPTION="The fast free Verilog/SystemVerilog simulator"
HOMEPAGE="
https://circt.llvm.org
https://github.com/llvm/circt
"
if [[ "${PV}" == "9999" ]] ; then
inherit git-r3
EGIT_REPO_URI="https://github.com/llvm/${PN}.git"
S_CIRCT="${EGIT_CHECKOUT_DIR}"
S_LLVM="${S_CIRCT}/llvm"
S="${S_LLVM}/llvm"
else
SRC_URI="
https://github.com/llvm/circt/archive/refs/tags/firtool-${PV}.tar.gz -> ${P}.tar.gz
https://github.com/llvm/llvm-project/archive/${MY_LLVM_PV}.tar.gz -> llvm-project-${MY_LLVM_PV}.tar.gz
"
KEYWORDS="~amd64 ~arm64 ~riscv ~x86"
S_CIRCT="${WORKDIR}/${PN}-firtool-${PV}"
S_LLVM="${WORKDIR}/llvm-project-${MY_LLVM_PV}"
S="${S_LLVM}/llvm"
fi
LICENSE="Apache-2.0-with-LLVM-exceptions UoI-NCSA BSD public-domain rc"
SLOT="0"
IUSE="test"
REQUIRED_USE=" ${PYTHON_REQUIRED_USE} "
RESTRICT="!test? ( test )"
RDEPEND="
${PYTHON_DEPS}
test? (
dev-python/psutil[${PYTHON_USEDEP}]
sci-electronics/verilator
)
sys-libs/ncurses:0=
"
DEPEND="
${RDEPEND}
"
BDEPEND="
virtual/pkgconfig
"
DOCS=(
"${S_LLVM}/llvm/llvm-LICENSE.TXT"
"${S_LLVM}/mlir/mlir-LICENSE.TXT"
"${S_CIRCT}/circt-LICENSE"
)
src_configure() {
python_setup
local mycmakeargs=(
-D Python3_EXECUTABLE="${PYTHON}"
-D CMAKE_INSTALL_PREFIX=/usr
-D LLVM_BINUTILS_INCDIR=/usr/include
-D LLVM_ENABLE_PROJECTS=mlir
-D BUILD_SHARED_LIBS=OFF
-D LLVM_STATIC_LINK_CXX_STDLIB=ON
-D LLVM_ENABLE_ASSERTIONS=ON
-D LLVM_BUILD_EXAMPLES=OFF
-D LLVM_ENABLE_BINDINGS=OFF
-D LLVM_ENABLE_OCAMLDOC=OFF
-D LLVM_OPTIMIZED_TABLEGEN=ON
-D LLVM_EXTERNAL_PROJECTS=circt
-D LLVM_EXTERNAL_CIRCT_SOURCE_DIR="${S_CIRCT}"
-D LLVM_BUILD_TOOLS=ON
)
cmake_src_configure
}
src_test() {
pushd "${BUILD_DIR}" || die
eninja check-mlir
eninja check-circt
eninja check-circt-integration
popd || die
}
src_install() {
mv "${S_LLVM}/llvm/LICENSE.TXT" "${S_LLVM}/llvm/llvm-LICENSE.TXT" || die
mv "${S_LLVM}/mlir/LICENSE.TXT" "${S_LLVM}/mlir/mlir-LICENSE.TXT" || die
mv "${S_CIRCT}/LICENSE" "${S_CIRCT}/circt-LICENSE" || die
einstalldocs
exeinto /usr/bin
doexe "${BUILD_DIR}"/bin/circt-capi-ir-test
doexe "${BUILD_DIR}"/bin/circt-lsp-server
doexe "${BUILD_DIR}"/bin/circt-opt
doexe "${BUILD_DIR}"/bin/circt-reduce
doexe "${BUILD_DIR}"/bin/circt-rtl-sim.py
doexe "${BUILD_DIR}"/bin/circt-translate
doexe "${BUILD_DIR}"/bin/esi_cosim.py
doexe "${BUILD_DIR}"/bin/esi-cosim-runner.py
doexe "${BUILD_DIR}"/bin/esi-tester
doexe "${BUILD_DIR}"/bin/firtool
doexe "${BUILD_DIR}"/bin/handshake-runner
doexe "${BUILD_DIR}"/bin/llhd-sim
doexe "${BUILD_DIR}"/bin/py-split-input-file.py
# llhd-sim not static linked
dolib.so "${BUILD_DIR}"/lib/libcirct-llhd-signals-runtime-wrappers.so
}

View File

@@ -1,121 +0,0 @@
# Copyright 1999-2023 Gentoo Authors
# Distributed under the terms of the GNU General Public License v2
EAPI="8"
MY_PV="${PV//./\/}"
MY_LLVM_PV="6595e7fa1b5588f860aa057aac47c43623169584"
CMAKE_BUILD_TYPE="Release"
PYTHON_COMPAT=( python3_{11..13} )
inherit cmake python-r1
DESCRIPTION="The fast free Verilog/SystemVerilog simulator"
HOMEPAGE="
https://circt.llvm.org
https://github.com/llvm/circt
"
if [[ "${PV}" == "9999" ]] ; then
inherit git-r3
EGIT_REPO_URI="https://github.com/llvm/${PN}.git"
S_CIRCT="${EGIT_CHECKOUT_DIR}"
S_LLVM="${S_CIRCT}/llvm"
S="${S_LLVM}/llvm"
else
SRC_URI="
https://github.com/llvm/circt/archive/refs/tags/firtool-${PV}.tar.gz -> ${P}.tar.gz
https://github.com/llvm/llvm-project/archive/${MY_LLVM_PV}.tar.gz -> llvm-project-${MY_LLVM_PV}.tar.gz
"
KEYWORDS="~amd64 ~arm64 ~riscv ~x86"
S_CIRCT="${WORKDIR}/${PN}-firtool-${PV}"
S_LLVM="${WORKDIR}/llvm-project-${MY_LLVM_PV}"
S="${S_LLVM}/llvm"
fi
LICENSE="Apache-2.0-with-LLVM-exceptions UoI-NCSA BSD public-domain rc"
SLOT="0"
IUSE="test"
REQUIRED_USE=" ${PYTHON_REQUIRED_USE} "
RESTRICT="!test? ( test )"
RDEPEND="
${PYTHON_DEPS}
test? (
dev-python/psutil[${PYTHON_USEDEP}]
sci-electronics/verilator
)
sys-libs/ncurses:0=
"
DEPEND="
${RDEPEND}
"
BDEPEND="
virtual/pkgconfig
"
DOCS=(
"${S_LLVM}/llvm/llvm-LICENSE.TXT"
"${S_LLVM}/mlir/mlir-LICENSE.TXT"
"${S_CIRCT}/circt-LICENSE"
)
src_configure() {
python_setup
local mycmakeargs=(
-D Python3_EXECUTABLE="${PYTHON}"
-D CMAKE_INSTALL_PREFIX=/usr
-D CMAKE_SKIP_RPATH=ON
-D LLVM_BINUTILS_INCDIR=/usr/include
-D LLVM_ENABLE_PROJECTS=mlir
-D BUILD_SHARED_LIBS=OFF
-D LLVM_STATIC_LINK_CXX_STDLIB=ON
-D LLVM_ENABLE_ASSERTIONS=ON
-D LLVM_BUILD_EXAMPLES=OFF
-D LLVM_ENABLE_BINDINGS=OFF
-D LLVM_ENABLE_OCAMLDOC=OFF
-D LLVM_OPTIMIZED_TABLEGEN=ON
-D LLVM_EXTERNAL_PROJECTS=circt
-D LLVM_EXTERNAL_CIRCT_SOURCE_DIR="${S_CIRCT}"
-D LLVM_BUILD_TOOLS=ON
)
cmake_src_configure
}
src_test() {
pushd "${BUILD_DIR}" || die
eninja check-mlir
eninja check-circt
eninja check-circt-integration
popd || die
}
src_install() {
mv "${S_LLVM}/llvm/LICENSE.TXT" "${S_LLVM}/llvm/llvm-LICENSE.TXT" || die
mv "${S_LLVM}/mlir/LICENSE.TXT" "${S_LLVM}/mlir/mlir-LICENSE.TXT" || die
mv "${S_CIRCT}/LICENSE" "${S_CIRCT}/circt-LICENSE" || die
einstalldocs
exeinto /usr/bin
doexe "${BUILD_DIR}"/bin/arcilator
doexe "${BUILD_DIR}"/bin/circt-as
doexe "${BUILD_DIR}"/bin/circt-cocotb-driver.py
doexe "${BUILD_DIR}"/bin/circt-dis
doexe "${BUILD_DIR}"/bin/circt-lec
doexe "${BUILD_DIR}"/bin/circt-lsp-server
doexe "${BUILD_DIR}"/bin/circt-opt
doexe "${BUILD_DIR}"/bin/circt-reduce
doexe "${BUILD_DIR}"/bin/circt-rtl-sim.py
doexe "${BUILD_DIR}"/bin/circt-translate
doexe "${BUILD_DIR}"/bin/firtool
doexe "${BUILD_DIR}"/bin/handshake-runner
doexe "${BUILD_DIR}"/bin/hlstool
doexe "${BUILD_DIR}"/bin/ibistool
doexe "${BUILD_DIR}"/bin/llhd-sim
doexe "${BUILD_DIR}"/bin/om-linker
doexe "${BUILD_DIR}"/bin/py-split-input-file.py
# llhd-sim not static linked
dolib.so "${BUILD_DIR}"/lib/libcirct-llhd-signals-runtime-wrappers.so
}